

Date: 1/18/00 Express Mail Label No. EL 387776601US

Inventors: Mark C. Nowell, Gary Nicholl, and Jean-Yves Ouellet

Attorney's Docket No.: 2386.1014001

METHOD AND APPARATUS FOR TRANSFERRING SYNCHRONOUS
OPTICAL NETWORK/SYNCHRONOUS DIGITAL HIERARCHY(SONET/SDH)
FRAMES ON PARALLEL TRANSMISSION LINKS

RELATED APPLICATIONS

5 This application claims the benefit of U.S. Provisional Application No. 60/168,049 filed on November 30, 1999, the entire teachings of which are incorporated herein by reference.

BACKGROUND OF THE INVENTION

Synchronous Optical Network (SONET) is an industry standard for high-speed
10 transmission over optical fiber. The SONET standard, as formulated by the Exchange
Carriers Standards Association (ECSA) for the American National Standards Institute
(ANSI), is herein incorporated by reference in its entirety. SONET defines a technology
for carrying many signals of different capacities through a synchronous, flexible, optical
hierarchy. Synchronous Digital Hierarchy (SDH) is a standard technology for
15 synchronous data transmission on optical media. SDH is the international equivalent of
SONET. Both technologies provide faster and less expensive network interconnection
than traditional plesiochronous (almost synchronous) digital hierarchy (PDH)
equipment. In digital transmission systems, synchronous means the bits from one call,
for example in digital telephone transmission, are carried within one transmission
20 frame.

Frame structures specify the distinctive, and usually cyclic, arrangement of timeslots in a transmission line for the purpose of identifying individual timeslots in a frame of information. Frame structures are also called framing formats. Framing is a method of indicating where to begin counting channels so for example, a demultiplexer

5 knows where to start counting channels. Framing of digital signals accounts for the need to synchronize and identify data bits at four levels: bit level, byte level, frame level and system or network level. The information transmitted is composed of individual data bits. Error-free performance depends on the precise control of the bit rates throughout a network. Information is processed at the byte level (unique strings or

10 groups of 8-bit words) by digital cross-connect and switching systems. In order for these systems to identify unique strings of bits, the serial data stream must include frame synchronization. A frame usually includes a number of data bytes.

The basic rate for SONET is 51.85 Million bits per second (Mbps) to permit more bandwidth for operation, administration and maintenance functions than the

15 previous plesiochronous Digital Hierarchy (PDH) technology. SONET is based on the Synchronous Transport Signal level-1 or STS-1 frame which consists of 810 octets (9 rows of 90 octets). The STS-1 is a specific sequence of 810 bytes (6480 bits), which includes various overhead bytes and an envelope capacity for transporting payloads.

For example, the bytes A1 and A2 are framing bytes which indicate the beginning of an

20 STS-1 frame. The STS-1 frame is transmitted top to bottom, row by row, from left to right. The STS-1 frame is transmitted every $125 \mu\text{s}$ (8000 frames per second), thus resulting in a transmission rate of 51.84 Mbps. SONET STS-n frames are mapped onto the optical equivalent OC-n where OC stands for optical carrier. SONET data transmission rates are often given by OC-n, for example OC-1 corresponds to an optical

25 line rate of 51.84 Mbps, and OC-48 corresponds to 2,488.32 Mbps.

SDH uses the Synchronous Transport Modules (STM) and rates for example, STM-1 operates at a speed of 155 Mbps, STM-4 operates at a speed of 622 Mbps, STM-16 operates at a speed of 2.5 giga bits per second (Gbps), and STM-64 operates at a speed of 10 Gbps. The STM-1 basic frame consists of 2430 octets (270x9) or 9 sets of

timeslots with each set having 270 timeslots. Within a time slot interchange unit, a STM-1 frame is converted into a matrix of data bytes with each row being a set of timeslots and a column consisting of all occurrences of an individual timeslot in all rows. The resultant matrix has 9 rows and 270 columns. The STM-1 frame consists of 5 a section overhead (SOH), of approximately 5.184Mbps and a payload of 150.336 Mbps. The SOH of the STM-1 frame is reserved for SDH management, while the payload contains the information to be transmitted by customers.

For each defined rate, a portion of each data frame is dedicated to overhead with the balance being available for data payload. For example, for STS-1, the payload 10 capacity is 49.536 Mbps.

SONET/SDH compliant fiber-optical facilities are being installed by corporations for backbone networks, as well as by carriers and competitive access providers for long-haul routes and fault-tolerant rings around major metropolitan areas. SONET/SDH combines bandwidth and multiplexing capabilities, allowing users to fully 15 integrate voice, data, and video over a single fiber-optic facility. SONET/SDH technology standardized line rates, coding schemes, bit-rate hierarchies, operations and maintenance functionality.

As interface speeds increase, so too does the cost of optical modules. For example, at OC-192, having a line rate of 9.953Gbps, the cost of the traditional optical 20 transceiver modules is very high. These modules are often required to only transmit data very short distances (i.e. router to router or router-to-dense wavelength division multiplexing (DWDM) terminal within a central office) and do not need to be as highly specified as they would be if transmitting over long distances. Parallel optical transmission modules have recently become available on the market. Their main target 25 is to address the board-to-board or rack-to-rack interconnection.

SUMMARY OF THE INVENTION

The method and apparatus of the present invention relates to transferring SONET/SDH frames using parallel transmission links over relatively short distances such as router to router or router to DWDM terminals. The method includes mapping

5 SONET/SDH frames onto parallel channels of data and transferring the SONET/SDH frames over parallel channels.

The methods for transmitting the SONET/SDH frames over a parallel transmission system include the steps of determining the position of SONET/SDH frame markers, byte stripping the bytes of the SONET/SDH frames onto parallel data channels, encoding each data channel, and frame delimiting each channel before transmitting the data channels over parallel links. The parallel transmission system can comprise a parallel optics based transmission link, a wavelength division multiplexed (WDM) based transmission link, or a parallel electrical based transmission link. In a particular embodiment, the parallel-optics based transmission link uses 12 fibers.

15 The methods further include receiving the SONET/SDH frames over the parallel transmission system using the steps of recovering data from each transmission link; decoding each data channel; realigning the individual channels to compensate for any inter-channel skew; and recombining the data channels into a SONET/SDH frame.

In a preferred embodiment, the method further includes a loss of synchronization condition on a channel if a plurality of code word violations occur. The method includes the steps of detecting and correcting errors in the data channels by, for example, in a preferred embodiment, calculating a cyclic redundancy check (CRC) for a block of data on each data channel and a protection channel, comparing it to a corresponding separately transmitted CRC for the block and recovering the data for the 20 channel from the protection channel if the CRC's do not match. A source synchronous clocking scheme is used by the method to transfer SONET/SDH frames on parallel transmission systems.

A preferred embodiment of the present invention features a transceiver module for transferring SONET/SDH frames between nodes. The transceiver module includes a converter circuit, a parallel transmit optic module and a parallel receive optic module.

In a preferred embodiment the rate of SONET/SDH frames corresponds to OC-5 192 line rate. However, the method and apparatus of the present invention is not limited to OC-192 SONET/SDH frames and is applicable to transmitting any rate SONET/SDH frames over a parallel transmission system.

The above and other features and advantages of the method and apparatus for transferring SONET/SDH frames on parallel transmission links including various novel 10 details of construction and combinations of parts will be more particularly described with reference to the accompanying drawings in which like reference characters refer to the same parts throughout the different views and pointed out in the claims. The drawings are not necessarily to scale, emphasis instead being placed upon illustrating the principles of the invention. It will be understood that the particular system and 15 methods embodying the invention are shown by way of illustration only and not as a limitation of the invention. The principles and features of this invention may be employed in varied and numerous embodiments without departing from the scope of the invention.

BRIEF DESCRIPTION OF THE DRAWINGS

20 FIG. 1 illustrates a preferred embodiment of a transceiver module for transferring SONET/SDH frames on parallel transmission links.

FIG. 2 is a schematic diagram of a converter chip included in the transceiver module shown in FIG. 1.

25 FIG. 3 is a tabulation of the specific characters used in the frame delimiters in accordance with the present invention.

FIG. 4 is a schematic diagram illustrating the framer and byte demultiplexer in accordance with the present invention.

FIG. 5 is a diagram illustrating the transmission format in accordance with the present invention.

FIG. 6 is a diagram illustrating the error detection channel format in accordance with the present invention.

5 FIG. 7 is a flow chart illustrating the error correction method in accordance with the present invention.

FIG. 8 is a diagram illustrating the framing format in accordance with the present invention.

10 FIG. 9 is a diagram illustrating the format of the frame delimiter on individual channels of the parallel optic link in accordance with the present invention.

DETAILED DESCRIPTION OF THE INVENTION

The present invention is related to methods and apparatus for transferring SONET/SDH frames over parallel transmission links. Each link refers to a physical 15 connection between a transmitter and a receiver.

Referring to FIG. 1, in a preferred embodiment, the transceiver module 20 in accordance with the present invention is a bidirectional device with an electro-optic transmitter and a receiver used to provide a low-cost physical layer interconnect for OC based systems, such as for example, the OC-192 based systems. The module contains 20 parallel optical transmit 22 and receive 24 sub-modules as well as a converter chip 26 to ensure byte and channel alignment and interface between the optical sub-modules 22,24 and a OC-192 framer chip 28. The converter chip 26 adapts the incoming signals into a format that allows them to be transmitted on a parallel optic link and realigned after transmission. Each optical sub-module (optical transmit 22 and receive 24) comprises a 25 connector interface on the electrical ports and an MTP (MPO) connector interface on the optical ports. It should be noted that the parallel optical transmit module 22 can be integral with the optical receive module 24.

The transceiver module 20 can be used for a low-cost router to router interconnection within a central office. Additionally, the module may be used to

interconnect a router with a DWDM terminal where only short distance links are necessary.

The converter chip 26 is an application specific integrated chip (ASIC) designed to interface between the OC-192 framer chip 28 and the optical submodules 22, 24. In a 5 particular embodiment, in the transmit direction, the transceiver module 20 receives a 16-bit wide Low Voltage Differential Signal (LVDS) having a rate of 622 Mb/s from the OC-192 framer chip 28. It should be noted that though the preferred embodiment is disclosed with respect to LVDS signal levels, other embodiments can include other signal levels. The converter chip 26 transforms the 16 bit signals on the parallel bus to 10 parallel channels. The converter chip 26 generates two additional channels. The eleventh channel is a protection channel which provides protection against a single channel failure. If any of the ten channels fail, the data in the errored block can be recovered at the receiver using the protection channel, by performing an exclusive or (XOR) operation on the other nine non-errored channels and the protection channel. 15 The final (twelfth) channel is an error detection channel (EDC) which in a preferred embodiment carries a set of Cyclic Redundancy Checks (CRC's) for each of the other 11 channels. The twelfth channel is used to determine whether any errors occurred during transmission. The details of the error detection and correction method are described hereinafter.

20 Each channel is encoded and certain SONET framing bytes on each channel are overwritten with a frame marker consisting of characters defined for the code. The purpose of the frame markers is to aid the de-skewing circuitry at the receiver end as framing allows the receiver to realign the frames. The 12 channels are passed to the optical transmitter module 22 which transmits the data along the 12 optical fibers in a 25 ribbon fiber. The bit rate of the ribbon cable is 1.244 Gb/s. The transceiver module 20 synthesizes the required high speed clock from a 622 MHZ input clock. The transmit data interface is forward timed.

In the receive direction, the transceiver module 20 receives 12 parallel optical signals on a fiber ribbon with an MTP (MPO) connector. The data streams on the

ribbon cable operate at 1.244 Gb/s. The optical receive sub-module 24 converts the signal to an electrical equivalent and it is then transmitted to the converter chip 26. The converter chip 26 recovers the clock and decodes each channel. It then de-skews the individual channels, by using the frame markers as delimiters, to compensate for any 5 inter-channel skew that may occur due to propagation delay differences in the transmit 22 and receive 24 optical sub-modules as well as the fiber ribbon. The converter chip 26 then transforms the 10-bit wide data to 16-bit wide data and replaces the SONET framing bytes previously removed. The converter chip can auto-detect whether the ribbon fiber patchcord has a crossover and internally accounts for this to ensure correct 10 data byte ordering at the output.

If the converter chip 26 detects a loss of synchronization (LOSyn) on any single channel within the 10 data channels, it recovers the contents of that channel from the protection channel. Thus, a single channel failure can be detected and protected before any SONET alarms are triggered. The loss of synchronization sequence of steps is 15 based on detecting invalid 8B/10B codewords. If it detects LOSyn from more than one channel in the group of 10 data channels, it overwrites the output of all channels with all zeros until valid data is transmitted and synchronization is achieved. Additionally, the receiver calculates the CRCs for blocks of data on each channel. If the calculated CRC does not match the corresponding transmitted CRC, an error is assumed to have 20 occurred and the errored block is replaced by extracting it from the protection channel. The converter chip 26 provides a 16 bit parallel LVDS signal having a rate of 622 Mb/s for connection to the OC-192 framer chip 28 retimed with a 622 MHZ output clock.

Referring to Fig. 2, in the transmit direction, the 16 bit wide LVDS signal 30 at a rate of 622 Mb/s from the external SONET framer chip 28 passes into a framer and byte 25 demultiplexer module 32. The framer portion of the module 32 determines the position of SONET frame markers in the data stream of the SONET bytes and uses a frame marker to identify the position for subsequent processing of the data. The demultiplexer portion of module 32 outputs N byte-wide channels of data where N is the number of parallel channels needed to transmit the data. In a particular embodiment, N=10. The

SONET bytes are mapped byte-wise onto the parallel channels, for example, channel 34. A protection system is also used that performs an exclusive or (XOR) operation on all the data channels. One protection channel 36, and an error detection channel 38 exist resulting in a 12 fiber link.

5 The framer byte demultiplexer module 32 determines the position of the frames. At a later stage, each channel is frame delimited. The SONET frame delimiters are determined so that a framing pulse is generated.

10 The frame delimiters are created by overwriting the first three SONET A1 or framing bytes on each link with predetermined frame delimiter bytes. The position of the first three A1 bytes is known because of the SONET framer logic. At the receiver they are rewritten with the SONET A1 bytes. The predetermined frame delimiter bytes consist of three 8B/10B codewords (K28.5, D3.1 or D21.2, and K28.5). This pattern ensures that at least one comma character (embedded within the K28.5) exists on each channel's frame delimiter.

15 In the preferred embodiment of the present invention there are differing frame delimiters for one half of the channels as compared to the other half. For example, channels 1 through 6 have the D3.1 codeword in the frame delimiter and channels 7 through 12 have the D21.2 codeword in the frame delimiter. Different delimiters are chosen because there is no defined way to terminate a ribbon cable. It could be 20 terminated either straight through or with a 180 degree twist. This results in the possibility of connecting channel 1 in the transmitter to channel 12 in the receiver or of connecting channel 1 in the transmitter to channel 1 in the receiver. To ensure that the system is robust, different frame delimiters are used for the two halves of the channels so that the receiver can determine if a reversal has occurred and compensate for it.

25 Each channel is encoded in an encoder 40 using a block-code. In a preferred embodiment, 8 bits of information on each data channel that is output from the framer and demultiplexer module 32 is translated into 10 bits for transmission (8B/10B) code. A byte oriented DC balanced 8B/10B partitioned block transmission code is described in U.S. Patent No. 4,486,739 filed on June 30, 1982 and issued on December 4, 1984,

the contents of which are incorporated herein by reference. The coding ensures acceptable transmission format for the Physical Media Dependent (PMD) devices 44. The coding allows specific control characters to be used as frame delimiters and also allows error detection by monitoring for invalid codewords at the receiver. Even though 5 disclosed with respect to an encoder, other embodiments of the present invention can include scramblers for changing the transmission format.

The output signals from the encoder 40 form an input into the ASIC transceiver 42 which takes the 10 bit parallel inputs and outputs a data channel with a serial rate of 1.24 Gb/s. The data then forms an input to the PMD's 44.

10 In the receive direction, each signal is received from the PMD 44 and forms an input into a ASIC transceiver 42. The input into the transceiver 42 is received at a serial rate of 1.24 Gps. The transceiver 42 deserializes the data to produce an output of 10 bits. The transceiver 42 also performs clock and data recovery. To enable synchronization and determination of the first bit, a comma detect is embedded in the 15 transceiver 42. Word alignment is achieved on each channel by detecting the comma character in the frame delimiter. Each channel is monitored to detect codeword violations. If many codeword violations occur, a loss of synchronization (LOSyn) condition is asserted on the channel and the protection channel is used to recover the data on the lost link. If more than one data channel generates a LOSyn, it is not possible 20 to recover the data from the protection channel and all the data is overwritten with zeros to indicate to the SONET equipment that there is a failure.

Each 10 bit data channel, for example channel 43, is decoded in decoder 46 and the frame delimiter positions are detected. In a preferred embodiment, a 8B/10B decoder is used. Thus, the 10 bit data stream is decoded to an 8 bit data stream of 25 information. Each channel, for example channel 47, is forwarded to an alignment buffer 48 that is used to deskew all the channels by ensuring that the position of the data in the buffer is known relative to the frame delimiter. The alignment buffer 48 functions as a First In/First Out (FIFO) buffer. Data is clocked in with one clock and clocked out with another.

When all the channels are aligned, for example channel 49, they are forwarded onto a byte multiplexer module 50 that overwrites the SONET A1 framing bytes back into the bytes that were used by the channel frame delimiters. The polarity of each channel is also checked to determine if a channel reversal has occurred due to the ribbon 5 connector and if it has, the channel reversal is undone.

The clocking system of the present invention in the transmit and receive direction includes a 622 MHZ clock 52. In the transmit direction, the clock 52 has for an input the plurality of 16-bit input channels 30. The conversion from a single 16-bit channel to ten 8 bit wide channels results in a 622 to 124.4 MHZ conversion of the 10 clock 52. Each 8 bit wide channel then is changed to channels that are 10 bits wide after the 8B/10B conversion in the encoder 40, and each standard transceiver block 42 outputs a single 1.244 Gb/s data stream. In the receive direction, each 1.244 Gb/s data stream is converted by a transceiver 42 to data streams having a rate of 124.4 MHZ. The data rate is then multiplied by 5 to provide the 622 MHZ clock output needed by 15 the framer 28.

The converter chip 26 uses certain codewords for frame delimiters as discussed herein before. The specific characters used in the frame delimiters are shown in FIG. 3. The corresponding running digital sum or disparity values 70 are shown for each octet value 72.

20 FIG. 4 illustrates a preferred embodiment of the framer and byte demultiplexer module 32. The 16 bit LVDS signal that is input in the framer/demultiplexer 32 is put into five registers such as register 74. The data is then clocked into vertical rows of registers such as register 76. Effectively the framer/demultiplexer 32 takes the input at five times the speed and outputs data on ten channels.

25 Referring to FIGs. 5 and 6, the transmission format on the parallel transmission links showing the frame delimiters and the payloads and the format of error detection channel is illustrated. The frame delimiters are not exclusive OR'ed. The twelfth channel or link 100 is called the "Error Detection Channel" (EDC). This channel carries CRC information for the other eleven channels that the receiver can use to detect and

correct transmission errors. The data in each channel is divided into 'virtual blocks' of 24 bytes. The first virtual block of a frame is aligned with the frame delimiter to ensure consistent wrap-around. A 16-bit CRC is calculated for each virtual block in each channel. The eleven (10 data channels plus one protection channel) 16-bit CRC's are 5 then transmitted serially in the EDC, within the corresponding 24 byte virtual block on the EDC. The final two bytes of the EDC channel's virtual block contain its own 16-bit CRC calculated over the other eleven 16-bit CRCs.

As described hereinbefore, all 12 channels are 8B/10B encoded. If a frame pulse is present, the first three SONET A1 bytes on each channel are overwritten with 10 codewords that form a frame delimiter. In a preferred embodiment, the frame delimiters for channels 1-6 and channels 7-12 are different to allow detection of the polarity of the patchcord (and therefore channel order) at the transreceiver 42.

Referring to FIG. 7, a flowchart illustrating the error correction method in accordance with the present invention is illustrated. For every virtual block of each 15 channel (1-12), per step 102 error in the error detection channel is examined. If there is an error detected in the EDC, then no correction is performed per step 105. If no EDC error is detected, then per step 104 errors in the protection channel are examined. Again, per step 105, no correction is performed if an error in the protection channel is detected. Per step 106, error in the data channels is examined. If no errors are detected 20 or errors are detected in more than one channel, no correction is performed per step 105. However, if error in one data channel is detected, the correct data is recovered for the errored channel by performing an exclusive or (XOR) operation on the other nine non-errored channels and the protection channel per step 108. An XOR operation is performed using the protection channel and the other nine correct blocks to result in the 25 correct block from the protection channel.

FIG 8 illustrates the framing format in accordance with the present invention. The SONET frame bytes are byte stripped across the 10 data channels. Each channel is 8B/10B encoded to control transmission properties.

Referring to FIG. 9, the frame delimiters are illustrated. The first A1 frame 110 is overwritten by a K28.5, the second A1 frame 112 is overwritten by D3.1 or D21.2 depending on the channel number and the third A1 frame 114 is overwritten by a K28.5. Because of the neutral running disparity of the second codeword of the delimiter, the

5 K28.5 in the third codeword of the delimiter shall have the opposite running disparity to the first. This ensures that one comma will be inserted at the beginning of each frame.

The 10 bit wide data channels are then forwarded to the transceiver blocks 42 that serialise the data into a 1.244Gb/s LVDS output signal that interfaces directly with the optical transmit submodule 22. The internal 124.4 MHZ and 1.244 GHz are synthesized

10 from the input 622.08 MHZ clock.

In the receive direction, the twelve 1.244 Gb/s parallel LVDS signals are received from the optical receive sub-module 24 by the transceivers 42. As described herein before, the transceivers 42 perform clock and data recovery and deserialise each data channel into a 10-bit wide data path.

15 While this invention has been particularly shown and described with references to preferred embodiments thereof, it will be understood by those skilled in the art that various changes in form and details may be made therein without departing from the scope of the invention encompassed by the appended claims.